II. Low Power Dissipation Technology in DRAM
نویسندگان
چکیده
منابع مشابه
Low Power Level-Up Shifter for Reduction of Static Power Dissipation in CMOS Technology
Static power dissipation is increases with the scaling in threshold voltage and expected to become important part of total power consumption. In the present work, a new configuration of level shifters for low power application in 0.25μm technology has been presented. The proposed circuits utilize the merit of stacking technique by which there is reduction in leakage power. In this work a new le...
متن کاملModeling Energy Dissipation in Low Power Caches
Modern microprocessors employ one or two levels of on–chip caches that are implemented using static RAM and take up a large portion of the Silicon real estate, consuming a significant amount of power. We present detailed analytical models for estimating the energy dissipated in conventionally–organized caches as well as caches that are organized to have reduced energy dissipations. We also vali...
متن کاملLow Power Dissipation MOS Ternary Logic Family
An MOS ternary-logic family is proposed, which is comprised of a set of inverters, NOR gates, and NAND gates. These gates are used to design basic ternary arithmetic and memory circuits. The circuits thus obtained are then used to synthesize complex ternary arithmetic circuits and shift registers. The ternary circuits developed are shown to have some significant advantages relative to other kno...
متن کاملLow Power Dissipation SEU-hardened CMOS Latch
This paper reports three design improvements for CMOS latches hardened against single event upset (SEU) based on three memory cells appeared in recent years. The improvement drastically reduces static power dissipation, reduces the number of transistors required in the VLSI, especially when they are used in the Gate Array. The original cells and the new improved latches are compared. It is show...
متن کاملState assignment for Low Power Dissipation
In this paper we address the problem of reducing the power dissipated by synchronous sequential circuits. We target the reduction of the average switching activity of the input and output state variables by minimizing the number of bit changes during state transitions. Using a probabilistic description of the nite state machines, we propose a state assignment algorithm that minimizes the Boolea...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEJ Transactions on Electronics, Information and Systems
سال: 1993
ISSN: 0385-4221,1348-8155
DOI: 10.1541/ieejeiss1987.113.9_649